“This paper reports an in-chip current distribution verification technology for power devices that takes into account the effect of layout parasitics. The proposed method enables verification of ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback